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Abstract
We present a convolutional neural network implementa-
tion for pixel processor array (PPA) sensors. PPA hardware
consists of a fine-grained array of general-purpose process-
ing elements, each capable of light capture, data storage,
program execution, and communication with neighboring
elements. This allows images to be stored and manipulated
directly at the point of light capture, rather than having to
transfer images to external processing hardware. Our CNN
approach divides this array up into 4x4 blocks of process-
ing elements, essentially trading-off image resolution for in-
creased local memory capacity per 4x4 ”pixel”. We im-
plement parallel operations for image addition, subtraction
and bit-shifting images in this 4x4 block format. Using these
components we formulate how to perform ternary weight
convolutions upon these images, compactly store results of
such convolutions, perform max-pooling, and transfer the
resulting sub-sampled data to an attached micro-controller.
We train ternary weight filter CNNs for digit recognition
and a simple tracking task, and demonstrate inference of
these networks upon the SCAMP5 PPA system. This work
represents a first step towards embedding neural network
processing capability directly onto the focal plane of a
sensor.
1. Introduction
The application of Convolutional Neural Networks
(CNNs) has been done with striding success in a variety
of visual tasks. While most of these applications require
significant computational effort, and therefore substantial
computer hardware resources (GPUs, FPGAs, cloud-based
servers, etc), there is also much interest in applying visual
CNN-based inference in scenarios where computing hard-
ware is severely restricted, such as for mobile and small
footprint systems. The requirements of neural network al-
gorithms, however, usually surpass the computational ca-
pabilities of embedded microprocessors used in these cir-
Figure 1: The SCAMP5, a sensor-processor that does true
end-to-end capture and processing with a CNN on its mas-
sively parallel pixel-processor array. Here it demonstrates
digit prediction from hand-drawn input (left) using infer-
ence of a MNIST trained CNN to produce the correct output
(bottom-right corner).
cumstances. This has led to the emergence of a plethora of
hardware acceleration engines. The solutions range from
mainstream devices adapted for neural network computa-
tions, such as GPUs, to custom processor hardware opti-
mised for neural network acceleration [11, 25, 1, 12, 8, 13].
Bringing the computation closer to the sensor offers distinct
advantages in terms of data reduction and power efficiency.
This efficiency is essential in many applications, e.g. mo-
bile robots, autonomous vehicles, wearable computing, In-
ternet of Things, among others.
At the same time, a new class of vision sensors is emerg-
ing. These devices integrate processors and image sensors
in a single integrated circuit. In some cases, the processing
circuitry can be incorporated directly into the pixels of the
image sensor, resulting in so-called focal-plane processor
devices [27]. Some of these compute relatively simple op-
erations, for example extract temporal contrast in each pixel
[21, 4]. Some implement more elaborate computations,
such as convolution kernels [19]. The advantage of tight
sensor-processor integration is the massive bandwidth avail-
able at the sensor interface, enabling high rate of operation
at low-power, as power-hungry data communications are re-
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duced. At the extreme end of integration of image sensing
and processing are Pixel Processor Arrays (PPAs), devices
that integrate complete software-programmable processors
in each pixel of the image sensor [5, 16]. Image compu-
tations are carried-out in these processors, and only sparse
outputs are transmitted off the sensor device. These devices
have been demonstrated to offer unique advantages in ap-
plications such as keypoint extraction [6], depth from focus
[17], or visual odometry [3]. In this work, we consider im-
plementations of CNNs on such devices. The flexibility of
the compute substrate allows us to contemplate implement-
ing a complete CNN-based classifier in a smart camera sys-
tem equipped with a PPA device (see Figure 1). We demon-
strate how multiple convolution kernels and max pooling
operators can be combined directly on-sensor, to implement
neural network computation.
One particular area of interest is that of using low pre-
cision weights and neuron activations [26, 18] in order
to greatly decrease memory requirements and remove the
majority of computational work arising from real value
multiplication. There have been an increasing number of
works in this area investigating networks using both binary
[9, 23, 15] and ternary [14, 28, 2] weights, along with im-
plementations of such low precision weight networks on
specifically tailored hardware [20, 22].
In this work we propose a novel scheme for ternary
weight CNNs on PPA devices and demonstrate inference on
a SCAMP5 [7] PPA system. We propose a suitable network
architecture, discuss our training approach, and describe
how to implement all the various components required for
inference on the PPA itself. We solve several practical prob-
lems related to mapping of computations onto restricted
hardware resources of a PPA chip, and demonstrate some
simple applications (MNIST digit classification, car track-
ing). Our experiments are carried out using a SCAMP-5
vision sensor, but the results are applicable to the emerging
class of PPA devices in general. The intention of this work
is to demonstrate the feasibility of this approach, and pave
the way towards future on-sensor vision computations, with
even more capable PPA implementations.
2. Algorithms and Implementation
In brief, we take each captured gray-scale image (stored
in the PPA’s analog registers) and convert it into a specific
digital register format, lowering the spatial resolution but
retaining a high bit-depth per pixel. We then perform image
convolutions in this format using ternary weight kernels,
whose weights correspond to image addition and subtrac-
tion operations. The resulting images from these convolu-
tions are then converted back to analog and stored alongside
one another, before undergoing parallel max-pooling. All
the above steps are performed upon the PPA’s pixel array,
constituting the majority of the computation for inference.
Figure 2: The SCAMP-5 vision chip performs pixel-parallel
computations in a SIMD array. Each pixel contains analog
and digital storage registers and execution units. An ARM
micro-controller controls its operation and performs addi-
tional sequential computation.
Sparse readout of the array is then used to transfer spe-
cific max-pooled data to an attached micro-controller upon
which a final fully connected layer is conducted. The sys-
tem then outputs the neuron activations of this final layer.
2.1. Pixel Processor Array
The PPA used in our experiments is the SCAMP-5 vision
system [7]. The architecture is illustrated in Figure 2. It is
representative of a class of PPA devices, where each pixel
of the sensor contains processor circuitry. The resources
in each pixel are limited, on the SCAMP-5 device each PE
contains 13 digital (1-bit) and 7 analogue memory regis-
ters, along with some simple arithmetic, logic and control
circuits [5]. The PPA array is under command of a central
controller, and effectively operates as an image-wide SIMD
co-processor unit. This allows operations such as gray-scale
analog image addition, and logical OR of binary images, to
be carried out in a single instruction cycle across the en-
tire 256x256 image array. During typical operation images
are acquired through photo-sensors on each pixel, infor-
mation extracted by parallel processing upon the PPA ar-
ray, and finally data is transmitted off-chip to the controller.
The near-sensor processing approach is very efficient. The
SCAMP-5’s peak computational performance reaches 655
GOPS, with a maximum power consumption of 1.23W (535
GOPS/W), even though the device is manufactured using
two decades old 180nm silicon technology. Very significant
gains can be made on future devices in terms of increasing
compute power and decreasing power consumption.
In this work, we focus on techniques that require only
a small number number of bits per pixel. This is impor-
tant for PPA implementations. The trade-offs between the
amount of local memory and the physical size of individ-
ual processors (which limits feasible array sizes) result in
Figure 3: Left the order of bits 1-16 from least to most sig-
nificant in a 4x4 pixel block. Middle a grid of 16x16 pixels
split into 4x4 blocks storing a 16-bit image. Right the same
image displayed in gray-scale.
small amount of local memory typically available in each
pixel (e.g. 13-bits on SCAMP-5, 64-bits in [16], 64-bits
in [24]). Furthermore, the limited local memory will need
to be shared between algorithms in a more elaborate appli-
cation. Our approach, coping with an extremely restricted
number of bits per pixel, should therefore transfer easily
to future digital PPA devices which would allow both both
deeper networks and faster computation speeds.
It should be noted that the SCAMP-5 PPA we use in this
work contains both analog and digital registers for image
storage. Analog operation can provide greater speed and ef-
ficiency in some cases, however unless carefully addressed,
repeated analog operations can both lead to a build up of
noise. Therefore, unlike [10], this work conducts image
convolutions using digital registers, while analog registers
are used for storage and parallel max-pooling.
2.2. Low Resolution High Bit Depth Digital Images
Each of the 256x256 pixel-processors on the SCAMP-5
PPA contains 13 digital (binary) registers. Writing or read-
ing to the same digital register within all pixels of the ar-
ray thus allows a single 256x256 binary image to be stored
and manipulated. However, 1-bit images are insufficient
for computing and storing image convolution results. On
the other hand, using multiple digital registers in unison
to store an image of higher bit-depth can tie up a great
amount of resources needed for performing other compu-
tations. To solve this problem, we propose an image format
which splits the 256x256 array into 4x4 pixel blocks as il-
lustrated in figure 3 and demonstrated in figure 4. The 16
digital registers from each 4x4 block (ie each ”pixel”) are
then used to hold a single 16-bit value. This digital im-
age format effectively reduces the image storage resolution
from 256x256 to 64x64, but increases the bit depth from 1
to 16. This provides a better suited trade-off between res-
olution and bit depth for deep learning tasks, and is used
in performing image convolutions. Methods of how to ef-
ficiently add, subtract and manipulate images stored in this
format now follow.
Figure 4: Left to right, an analog image captured by
SCAMP5 being converted into the digital 4x4 pixel block
format and then converted back into an analog image. Note
the decrease in resolution from 256x256 to 64x64.
Figure 5: Illustration of 4x4 block bit-shift up (top) and
down (bottom) along with corresponding patterns loaded to
transfer-direction registers.
2.3. Bit Arrangement And Shifting
The order of bits in a single 4x4 block, from most sig-
nificant to least significant are shown in figure 3. This
arrangement consists of a continuous zigzag path or ”bit
snake”, with each bit location neighbouring both the next
and previous most significant locations. In SCAMP-5 pix-
els may only communicate with their four immediate neigh-
bours, and transferring data from one pixel to another lo-
cated far across the array involves many operations shuf-
fling data from pixel to pixel. The proposed bit snake pat-
tern avoids this issue when bit-shifting the image, as each
pixel may immediately transfer its data to the location of
the next or previous bit. The bit-shifting operations are
illustrated in figure 5. The direction in which each pixel
transfers its data is determined by four control registers,
R-NORTH,R-SOUTH,R-EAST,R-WEST, each specifying
a different transfer direction. By loading the correct patterns
into these registers for each 4x4 ”pixel” block, a single data
transfer operation can be used to bit-shift the entire image,
moving all pixel data forwards or backwards along the bit
snake within each 4x4 block. This gives us an efficient par-
allel way to bit-shift images in the 4x4 block format, a vital
component for image addition and subtraction.
Figure 6: A single 4x4 block addition step.
2.4. Addition and Subtraction
Performing image convolutions using ternary weights re-
quires being able to perform a sequence of image additions
and subtractions. This section describes how to perform
these operations upon images in the 4x4 block format.
2.4.1 Addition
Performing image addition between images A and B in-
volves calculating the two intermediate images AND(A,B)
and XOR(A,B). These can be generated using a combina-
tion of the NOR and NOT operation native to SCAMP5
digital registers. If the content of AND(A,B) is a black (all
0s) image, there are no bits set in the same locations any-
where across A and B, and the result of the A+B is simply
XOR(A,B). However if the image AND(A,B) has set bits
within it, then it is copied and bit-shifted up, as the bits
set in the same locations across A and B are added together.
Image A is then replaced by A=XOR(A,B), B is replaced by
B = BitShiftUp(AND(A,B)), and the entire process is then
repeated until AND(A,B) contains no set bits. This process
is illustrated on two 4x4 blocks in figure 6.
2.4.2 Subtraction
The process of subtracting an image B from image A
follows a similar set of steps to addition. The images
XOR(A,B) and AND(!A,B) are generated using native
NOR and NOT operations, AND(!A,B) then holds the carry
for the subtraction, and XOR(A,B) the intermediate result.
If the carry image has set bits it is bit-shifted up and with
image B replaced by B = BitShiftUp(AND(!A,B)) and im-
age A replaced by A = XOR(A,B). This sequence of steps
is then repeated until the carry register is empty of set bits,
upon which XOR(A,B) is returned as the subtraction result.
This process is illustrated in figure 7.
Figure 7: A single 4x4 block subtraction step.
2.5. Checker-Board Storage To Analog Images
As mentioned previously we avoid using analog regis-
ters for performing long computations, however they are
used for intermediate image storage of convolution results,
since they offer additional local storage resources available
in each pixel. This involves a digital to analog conversion,
taking each 4x4 pixel block, and loading an approximation
of the block’s stored value into a single analog pixel. This
decrease from 16 to 1 array pixels used to store a value al-
lows 16 images in the digital 4x4 block format to be stored
within a single 256x256 analog image. This is done using a
checker-boarding scheme as shown in figure 8, where every
4th pixel in x and y belongs to the same image.
2.6. Image Convolutions
Image convolutions generate new images in which each
pixel is formed from some linear combination of pixels
from a source image. Specifically the value of each pixel
is formed by taking a weighted sum of pixels from a local
rectangular region in the source image. Identical weights
are used to form each pixel and the corresponding matrix of
weights is referred to as the convolution kernel or filter.
In this work we restrict such kernels to ternary weights
(of possibles value 1,0,-1). This allows image convolutions
to be implemented in a parallel manner upon SCAMP, us-
ing only image additions and subtractions, avoiding compu-
tationally costly multiplication and requiring less memory
for storage of weights. All convolutions are performed be-
tween images stored in the 4x4 block digital register format
described in Section 2, making extensive use of the routines
laid out for image addition, subtraction and bit-shifting.
2.6.1 Method
Performing a convolution consists of iteratively shifting the
source image such that each pixel has visited every location
to which it contributes to in the new image. In our case this
involves shifting the entire source image along a zigzag path
Figure 8: An example of 16 convolution results stored
within a single checker-boarded analog register. Four of the
convolution images are extracted and shown to the right,
covering the size of the rectangular kernel being used. At
each step the kernel weight associated with the current shift
is examined, and the shifted source image is added to one of
two possible images (or ignored on a weight of 0), the first
image is used to accumulate the additions of images, and
the second to accumulate those images being subtracted. In
the final step the image of accumulated subtractions is sub-
tracted from that of the accumulated additions forming the
new image generated by the convolution operation. This
process is outlined in algorithm 1 and figure 8 shows some
examples of images resulting from various kernels.
Algorithm 1 Perform Image Convolution On A
Clear(B,C)
for y = 0 : y < KernelSize− 1 do
for x = 0 : x < KernelSize− 1 do
if Weight[x][y] == 1 then
B = Add 4x4 block images(A,B)
else if Weight[x][y] == -1 then
C = Add 4x4 block images(A,C)
end if
if y%2 == 0 then
Shift Image East x4(A)
else
Shift Image West x4(A)
end if
end for
Shift Image South x4(A)
end for
A = Subtract 4x4 block images(B,C)
Return(A)
3. Network Training With ternary Weights
This section describes the process used to train networks
for later inference on the SCAMP5 hardware. Due to the
unique nature of the SCAMP5 hardware which varies sig-
nificantly from more standard devices we implemented our
Figure 9: Examples of kernel filters from MNIST training.
Left shows the real valued weights, middle and right ternary
weight generated with thresholds 0.2 and 0.5 respectively.
own software to conduct network training and simulation.
This allowed us to quickly test various ideas and train-
ing schemes, accounting for hardware implementation con-
straints, and to correct any discrepancies between the train-
ing on PC and the actual inference on SCAMP5 hardware.
We restrict ourselves to ternary weights −1, 0, 1 on con-
volutional layers, as these are computed on the pixel ar-
ray where simple image operations such as addition and
subtraction (corresponding to weights +1,−1) are greatly
preferable to multiplications. Our approach for training a
network involving ternary weights is highly similar to that
taken by [9], extended from binary to ternary weights, and
applied to the shared weights of convolutional kernels. We
store real value representations for all weights in the net-
work, during each forward pass step, the real values associ-
ated with ternary weights are used to stochastically gener-
ate ternary weight values used in that pass. This discretiza-
tion is performed according to Equations 1 and 2, which are
computationally cheap, hard sigmoid functions. Essentially
the closer a ternary weight’s associated real value is to 1,
the more likely it will be assigned the ternary value of +1
in the forward pass, and similarly for the values of 0 and -
1. The same ternary weight values generated in the forward
pass are then used in the backwards propagation step. The
gradients generated by these ternary values then contribute
in updating weights across the network in the parameter up-
date step. Note we use Rectified Linear Units (ReLU) as
the activation function for all neurons and we also bound
weights to within the [−1, 1] interval, as going outside of
these values will cease to affect the process of discretiza-
tion based upon Equation 2.
T (w) =

+1 with probability σ(w)
0 with probability 1− σ(| w |)
−1 with probability σ(−w)
(1)
σ(x) = max(0,min(1, x)) (2)
A key insight behind this approach is that with the
stochastic discretization process, each ternary weight can
be viewed as a noisy approximation of its associated real
valued weight. The gradients generated by these ternary
weights, accumulated over many training samples, average
out to express the real values behind them. This allows
stochastic gradient descent to still proceed in a similar man-
ner as on networks with real valued weights.
4. Inference On SCAMP5
This section describes the process involved in taking net-
works trained as per section 3 and replicating them upon
the SCAMP5 hardware. As described in section 3 each
ternary weight has an associated real value, which in each
forward pass is used to probabilistically generate an asso-
ciated ternary value for said weight. However, when per-
forming inference we need to determine a final fixed ternary
value to use for these weights. This can be done by sim-
ply thresholding each ternary weight’s associated real value
WTR to a ternary value W
T . That is for a given threshold
α ∈ [0, 1], a ternary weightWT is assigned a value of +1 if
WTR > α, a value of −1 if WTR < −α, and 0 otherwise. In-
creasing threshold α results in a greater number of 0 valued
weights in the network, decreasing computational cost of
inference but potentially at the expense of accuracy as will
be explored in later sections. Figure 9 shows an example of
ternary weights generated by this thresholding for both high
and low values of α.
Once all weights have been extracted from the trained
network we can execute programs to perform inference of
the same CNN architecture directly on the SCAMP5 vision
system. Each program follows a similar scheme of acquir-
ing a camera image, converting it to the digital 4x4 block
format described in section 2, and then using the kernel
weights stored in FLASH to perform image convolutions
upon it as described in section 2.6, storing the resulting im-
ages within a checker-boarded analog image as described
in 2.5. Parallel max-pooling can then be performed upon
all images stored within this checkerboard image and the
resulting low resolution images representing the inputs to
the fully connected layer transferred from the SCAMP chip
to the ARM micro-controller using a sparse readout of the
pixel array. A final fully connected layer is then performed
using these readout images on the ARM core, generating
the output layer of neurons. This final set of neuron activa-
tions then makeup the output of the SCAMP vision system,
and is transmitted via USB to a PC for visualization. We
now demonstrate such real-time inference in the following
section.
5. MNIST
5.1. Data Augmentation and Training
MNIST images will be displayed on a monitor and cap-
tured by the image sensor, as this is the primary input chan-
nel for a PPA. This results in images that deviate from the
original MNIST dataset due to viewing angle, sensor posi-
tion, lighting conditions etc, and so a simple data augmen-
tation was employed to make the network more robust to
these variations. This consisted in applying a random trans-
formation to the image, specifically a translation up to 2
pixels in magnitude, a random rotation between ±20 de-
grees, and randomly re-scaling the resulting image by up to
±10% of it’s original size separately in x and y.
We trained networks consisting of a single 5x5 kernel
convolution layer of 16 filters, followed by a 4x4 max-
pooling layer into a fully connected output layer using 8-bit
weights. Figure 9 shows an example of 9 filter kernels re-
sulting from the training process. Such networks typically
obtained a classification accuracy of ≈ 95%.
5.2. SCAMP5 Inference
When performing an evaluation of MNIST digit recog-
nition inference upon SCAMP5 we face the issue that there
is no efficient way to directly input dataset images into the
pixel array. We were instead displaying the test set images
to the sensor via a monitor, performing a simple character
extraction algorithm on SCAMP5, and feeding the extracted
character image through the network and recording the pre-
dicted digit to compare against the correct classification.
This character extraction routine locates a white shape
enclosed by a black background (or black against white),
determines the shape’s bounding box, and then extracts the
image within this bounding box. The extracted image is
then re-centered and scaled to a desired size, making use of
methods described in [3] for image transformations on the
focal plane. In the case of MNIST this routine extracted
the MNIST character found within the camera image and
transformed it to be a similar size and position as characters
within the original MNIST images. A sample of predictions
made by the network are shown in Figure 10.
5.3. Evaluation
Figure 12 shows the classification accuracy of the
MNIST network on SCAMP5 and how this accuracy varies
across different thresholds used to generate ternary weights
from the trained real weight values. We observed that
a threshold of 0, leading to purely binary weights in the
network, had lower accuracy and higher image convolu-
tion computation time than various non zero thresholds.
This indicates that the extra information allowed by ternary
weights is indeed being put to use during classification. The
highest classification accuracy of 94.2% occurred with a
threshold value 0.2. Note that this is a noticeable drop from
the accuracy of 95.4% obtained by the trained network on
PC, for which the mismatch between the captured images
and training data may partly be responsible. The computa-
tion time to perform a convolution decreased linearly with
the threshold used for ternary weights as would be expected
Figure 10: Examples of using the SCAMP5 MNIST trained digit recognition on displayed MNIST digits. Each composite
frame contains four panels: top-left is the image captured by the sensor, top-right is the extracted, re-scaled digit image that
is fed to the neural network, bottom-left is the classification result i.e. activations of ten output neurons, bottom-right is the
abstract visualization of the classification result. Despite the viewing angle distorting the extracted digits the network still
achieves correct classification except in highly questionable digits such as that on the right.
Figure 11: Similar to figure 10, examples of using the SCAMP5 MNIST trained digit recognition on new hand drawn digits.
Note the failure case in the right most example where an extremely angular 2 is mis-classified as a 7. The bar plot indicate
the activations of the final layer neurons associated with the digits 0-9.
Figure 12: Plot showing both classification accuracy (blue)
and convolution computation time (red) against ternary
weight threshold.
since the number of zero valued weights should be approx-
imately proportional to this threshold. Interestingly with a
threshold of 0.99, where only a couple of weights per con-
volution kernel are non-zero, the network still had a clas-
sification accuracy of 70%. The frame-rate scaled approx-
imately linearly from 135 to 210 fps (frames per second)
with changing the ternary weight threshold from 0 to 0.99.
We also performed qualitative analysis by simply drawing
digits by hand and then observing the networks prediction,
a sample of which are shown in figure 11.
6. Car Tracking
In addition to MNIST we tested CNN inference on a lo-
calization task detecting a toy car on a play mat from a bird’s
eye view. To make the inference more robust to illumination
differences we trained the network on edge images such as
those of figure 13. The visual clutter of the play mat forces
the network into learning feature kernels specifically iden-
tifying the car itself rather than just relying on finding the
brightest area of the input image.
6.1. Training
Training images for this task were generated on the fly,
two examples of these as seen through SCAMP5 are shown
in figure 13. Each training image was simply generated
by drawing both the play mat and car at a random location
and orientation, ensuring the car lay fully within the image
bounds. Additionally each training image was randomly
scaled by ±10% of it’s original size, making the network
more robust to small changes in scale.
Once again the trained network consisted of a single 5x5
kernel convolution layer of 16 filters, followed by a max-
pooling layer into a fully connected output layer. However
this time the final layer consisted of 40 neurons, 20 repre-
senting potential x locations for the car (going from left to
right) and the following 20 y locations (top to bottom).
Essentially the first 20 neurons divide the input image
into 20 equally spaced vertical slices or ”bins”, with the ac-
Figure 13: Two example outputs from the SCAMP system
estimating a car’s location within an image. Each input im-
age is outlined in red, with the values of the neurons esti-
mating x location plotted along the top and the neurons es-
timating y plotted along the right hand side. The estimated
car location is indicated by the red dot within each image.
tivation value of each neuron representing the likely-hood
that the car lies within it’s associated bin. We use equation
3 to then assign the correct output for these neurons and cal-
culate the error used in back propagation, where Axn is the
correct activation of the nth neuron associated with x, and
itruex is the index of the neuron whose associated bin the
car’s true x location lies within.
Axn =
1
1+ | n− itruex |
(3)
In much the same manner, the following 20 neurons are
used to represent potential y locations for the car, each as-
sociated with a different horizontal bin, and whose correct
output is assigned in much the same way as the neurons
representing x locations.
6.2. SCAMP5 Inference And Evaluation
Inference evaluation for this task was again conducted
by directly observing generated training images displayed
on a monitor and then comparing the network’s prediction
against the car’s true position for each image. The index
of the highest activated neuron for an x location was taken
to represent the network’s estimate for the car’s x location
iestx , with the estimate for y location iesty defined in sim-
ilar manner. The indices of the neurons whose associated
bins contain the true x and y location of the car are denoted
by itruex , itruey . Error is then measured in terms of dis-
tance between the predicted and true locations as given by
expression 4.√
(iestx − itruex)2 + (iesty − itruey )2 (4)
Figure 14 illustrates how the threshold used to determine
the final ternary weights used during inference has a sim-
ilar effect as it did upon the MNIST prediction accuracy
in section 5.3. Using a threshold of zero, resulting in bi-
nary weights, again actually results in a higher error than
Figure 14: Plot showing estimation error against ternary
weight threshold.
many other threshold values. The error was seen to remain
roughly the same between threshold values 0.2 to 0.5 af-
ter which an exponential increase in error is observed. The
computational cost varied in a same manner as 5.3 as once
again 5x5 kernels were used, however with the need to per-
form character extraction frame-rate was slightly increased,
now ranging from 140 to 250 fps, for ternary weight thresh-
olds 0 to 0.99.
7. Conclusions and Future Directions
This presented an approach embedding CNNs directly
into Pixel Processor Array sensors, which have the compu-
tational power and flexibility to make such developments
possible. We focused on organizing computation to ex-
ploit the PPA’s massively parallel processor array, comput-
ing convolutions in data-parallel fashion while optimizing
the use of local memory resources. The results are promis-
ing. We were able to carry out the bulk of computation
in the sensor, and successfully demonstrate good classifica-
tion performance on example tasks. While our algorithms
implement convolutions using digital logic operations, we
have conducted our experiments using the current genera-
tion of PPA device prototypes (SCAMP-5), designed pri-
marily for analog operation and fabricated using dated sil-
icon technologies. While offering impressive performance
and efficiency, the current technology used here is charac-
terized by low clock speeds (10MHz) and moderate array
size (256x256 pixels). We hope this work encourages devel-
opment of next generation PPA devices, enabling the imple-
mentation of deeper networks. The development of archi-
tectures specifically designed to cater for visual processing
is an important step in advancing and understanding Vision
in general. We hope this work inspires others to consider
the potential of this direction.
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